

# Synthesis of Reo Circuits For Implementation Of Component-Connector Automata Specifications

Farhad Arbab<sup>a,c</sup>, Christel Baier<sup>b</sup>, Frank de Boer<sup>a,c</sup>, Jan Rutten<sup>a,d</sup>, Marjan Sirjani<sup>e</sup>

<sup>a</sup> CWI, Amsterdam, The Netherlands, {farhad|jan|frb}@cwi.nl

<sup>b</sup> Universität Bonn, Institut für Informatik I, Germany, baier@cs.uni-bonn.de

<sup>c</sup> Universiteit Leiden, The Netherlands

<sup>d</sup> Vrije Universiteit, Amsterdam, The Netherlands

<sup>e</sup> Sharif University of Technology, Tehran, Iran

**Abstract.** Composition of a concurrent system out of components involves coordination of their mutual interactions. In component-based construction, this coordination becomes the responsibility of the glue-code language and its underlying run-time middle-ware. Reo offers an expressive glue-language for construction of coordinating component connectors out of primitive channels. In this paper we consider the problem of synthesizing Reo coordination code from a specification of a behavior as a relation on scheduled-data streams. The specification is given as a constraint automaton that describes the desired input/output behavior at the ports of the components. The main contribution in this paper is an algorithm that generates Reo code from a given constraint automaton.

## 1 Introduction

Composing components into a concurrent system involves coordination of their mutual interactions. The internals of black-box components cannot be modified to implement such coordinated interactions. Coordination, therefore, becomes the responsibility of the “glue-code” that inter-connects the constituent components of a composite system, and of its underlying run-time middle-ware. Reo [3] offers a powerful glue language for implementation of coordinating component connectors that resemble electronic circuits and are based on a calculus of mobile channels. Reo is being used, for instance, in the context of the Cybernetic Incident Management project [13] for composition of web services, which constitute the black-box components of dynamically configured distributed applications [15]; to model business processes, such as electronic auctions [30]; and for modeling coordination in biological systems [6].

This paper addresses the *synthesis problem of component connectors* with Reo as our target implementation language. The input for this problem is a specification of a coordination protocol and its output is a Reo connector circuit that implements this protocol. Synthesis problems address the issue of the (algorithmic) generation of an implementation from a given specification and have a long tradition in computer science. In the context of switching circuits, the synthesis problem was first raised by Church [12] and is nowadays well-understood; see, e.g., [11, 25, 21, 19]. For temporal logical specifications, several synthesis algorithms have been suggested that rely on the close relationship between the synthesis and satisfiability problem [17, 22, 9, 24, 8] or on a

game-theoretic view where a system must be designed to meet a specification, no matter how an opponent (the environment) behaves [24, 1, 16, 26, 29, 28, 18]. The output of these synthesis algorithms are some kind of automata or state-transition graphs. Our goal is a step further toward an implementation by generating Reo code from a given automaton specification. Thus, our contribution is more in the spirit of gate-level hardware synthesis from given automata specifications.

More precisely, our starting point is a specification of a component connector as a relation over *timed data streams* [10, 7], represented by a *constraint automaton* [5]. Constraint automata are variants of labeled transition systems that operationally describe the maximally parallel data-flow activity through the nodes in a Reo circuit. In [5], constraint automata are used to provide an operational semantics for coordination mechanisms formalized by composition of Reo connector graphs. In a constraint automaton, the states of the automaton represent the possible configurations (e.g., the contents of the FIFO-channels of the Reo-connector); transitions going out of a state represent data-flow at that state and its effect on the configuration.

In this paper we are not primarily concerned with the derivation of (constraint) automata representations from higher-level behavior specifications, such as in temporal logic or relations on timed data streams. Similar derivations, for instance, in the field of digital circuit design, are well-known. The main contribution of this paper is an algorithm that takes as input a constraint automaton  $\mathcal{A}$  and produces a Reo connector graph that implements the relation on timed data streams specified by  $\mathcal{A}$ . This is tantamount to compiling an automaton down to actual concurrent executable code for a distributed implementation of the coordination behavior specified by that automaton.

The rough idea of our synthesis algorithm is as follows. We first transform the automaton  $\mathcal{A}$  into an equivalent *scheduled-data expression* which is a slight variant of an ordinary  $\omega$ -regular expression. We then construct circuits for the atomic expressions and composition operators on Reo circuits that capture the semantics of concatenation, union, and infinity-closures. The major difficulty is the treatment of the atomic expressions that describe a complex “one-step” coordination scenario with possibly data-dependent synchronous and asynchronous behavior. Given an automaton all of whose data constraints are in disjunctive normal form, our algorithm produces a circuit whose size is *linear* in the length of the given expression.

Superficially, compiling constraint automata specifications to Reo circuits seems simple. By analogy, derivation of digital circuits from Mealy automata specifications are well understood. However, constraint automata (and Reo circuits) can exhibit far more complex behavior than digital circuits, including combinations of synchrony and asynchrony, and relational, as well as simple (input/output) functional, interdependencies. In the light of this fact, it is far from obvious if synthesis of Reo circuits from constraint automata is possible at all, and if so, whether it can be done efficiently.

The rest of this paper is organized as follows. Section 2 contains a summary of the main features of Reo. Section 3 recalls the definition of constraint automata and their accepted TDS-languages. In Section 4, we show the equivalence of scheduled-data expressions and constraint automata. The construction of a Reo circuit from a given expression is explained in Section 5. Section 6 concludes the paper.

The submitted version of this paper contains an appendix which provides an example




Fig. 1. Basic channel-types in Reo

and a correctness proof for our synthesis algorithm. To meet the length restriction, the appendix can be removed in the final version.

## 2 A Reo primer

Reo [3] is a channel-based exogenous coordination model wherein complex coordinators, called *connectors*, are compositionally built out of simpler ones. The simplest connectors in Reo are a set of *channels* with well-defined behavior supplied by users. Components can instantiate, compose, connect to, and perform I/O operations through connectors. Here, as in [7, 5], we do not consider the dynamic creation, composition, and reconfiguration of connectors by components. We restrict our attention to connectors that have a static graphical representation as a *Reo circuit* which coordinates the data-flow through the channels connecting the input/output ports of components.

Reo’s notion of *channel* is far more general than its common interpretation and allows for any primitive communication medium with exactly two ends. The channel ends are classified as *source* ends through which data enters and *sink* ends through which data leaves a channel. Although Reo allows for an open-ended set of channel-types with user-defined semantics, for our purposes in this paper, we restrict ourselves to the channel-types shown in Fig. 1.

The simplest form of an asynchronous channel is a *FIFO channel* with one buffer cell (called a 1-bounded FIFO channel or simply a FIFO1 channel). We graphically represent a FIFO1 channel by a small box in the middle of an arrow. In the example in Fig. 1, the left channel-end is a source, and the right end is a sink. The buffer is assumed to be initially empty if no data item is shown in the box (this is the case in Fig. 1). The graphical representation of a FIFO1-channel whose buffer initially contains a data element  $d$  shows  $d$  inside the box. FIFO channels with two or more buffer cells can be produced by composing several FIFO1 channels, as for instance, explained in [7, 5].

A *synchronous channel* (depicted as a simple solid arrow) has a source and a sink end, and no buffer. It accepts a data item through its source end iff it can simultaneously dispense it through its sink. A *lossy synchronous channel* (depicted as a dashed arrow) is similar to a synchronous channel, except that it always accepts all data items through its source end. If it is possible for it to simultaneously dispense the data item through its sink (e.g., there is a take operation pending on its sink) the channel transfers the data item; otherwise the data item is lost. For a *synchronous filter channel*, its “pattern”  $P$  (for our purposes here, formalized as a set  $P \subseteq \text{Data}$ ) specifies the type of data items that can be transmitted through the channel. Any value  $d \in P$  is accepted through its

source end iff its sink end can simultaneously dispense  $d$ ; all data items  $d \notin P$  are always accepted through the source end but are immediately lost. The  $P$ -producer is a variant of a synchronous channel whose source end accepts any data item  $d \in Data$ , but the value dispensed through its sink end is always a data element  $d \in P$ .


More exotic channels permitted in Reo are (a)synchronous *drains* that have two source ends. Because a drain has no sink end, no data value can ever be obtained from these channels. Thus, a synchronous drain accepts a data item through one of its ends iff a data item is also available for it to simultaneously accept through its other end as well. All data accepted by this channel are lost. An asynchronous drain accepts and loses data items through its two source ends, but never simultaneously. Synchronous and asynchronous *spouts* are duals of their corresponding drain channel types, as they have two sink ends.

A complex connector has a graphical representation, called a *Reo circuit*, which can be produced by applying certain composition operators to channels. In our setting, where we do not consider dynamic aspects of the Reo language, a Reo-circuit is a finite graph where the *nodes* are labeled with pair-wise disjoint, non-empty sets of channel ends, and where the edges represent their connecting channels. The set of channel ends coincident on a node  $A$  is disjointly partitioned into the sets  $Src(A)$  and  $Snk(A)$ , denoting the sets of source and sink channel ends that coincide on  $A$ , respectively. A node is called a *source node* if  $Src(A) \neq \emptyset \wedge Snk(A) = \emptyset$ . Analogously,  $A$  is called a *sink node* if  $Src(A) = \emptyset \wedge Snk(A) \neq \emptyset$ . Node  $A$  is called a *mixed node* if  $Src(A) \neq \emptyset \wedge Snk(A) \neq \emptyset$ . In this paper, it suffices to assume that all mixed nodes are hidden. In other words, we abstract away from their names and formalize the behavior of a Reo circuit by means of the data-flow at its sink and source nodes. Intuitively, source nodes of a circuit are analogous to the input ports, and sink nodes to the output ports of a component, while mixed nodes are its hidden internal details. Components cannot connect to, read from, or write to mixed nodes. Instead, data-flow through mixed nodes is totally specified by the circuits they belong to.

A component can write data items to a source node of a Reo circuit that it is connected to. A write operation succeeds only if all (source) channel ends coincident on the node accept the data item, in which case the data item is transparently written to every source end coincident on the node. A source node, thus, acts as a *replicator*. A component can obtain data items from a sink node of a Reo circuit that it is connected to through input operations.<sup>1</sup> A take operation succeeds only if at least one of the (sink) channel ends coincident on the node offers a suitable data item; if more than one coincident channel end offers suitable data items, one is selected nondeterministically. A sink node, thus, acts as a nondeterministic *merger*. A mixed node is a self-contained “pumping station” that combines the behavior of a sink node (merger) and a source node (replicator) in an atomic iteration of an endless loop: in every iteration a mixed node nondeterministically selects and takes a suitable data item offered by one of its coincident sink channel ends and replicates it into all of its coincident source channel ends. A data item is suitable for selection in an iteration only if it can be accepted by all source channel ends that coincide on the mixed node.

---

<sup>1</sup> We consider only the destructive take operation here which, e.g., on a FIFO channel, reads and removes the first data item in its buffer.



**Fig. 2.** Exclusive router and shift-lossy FIFO1 channel

*Example 1 (Exclusive router and shift-lossy FIFO1 channel).* Fig. 2 a. shows an implementation of an exclusive router built by composing five synchronous channels, two lossy synchronous channels and a synchronous drain. The intuitive behavior of this circuit is that through its source node  $A$ , it obtains a data item  $d$  from its environment and delivers  $d$  to one of its sink nodes  $B$  or  $C$ . If both  $B$  and  $C$  are willing to accept  $d$  then (the merger in the mixed node in the middle of) the exclusive router nondeterministically decides to deliver  $d$  to either  $B$  or  $C$ . No data that passes through  $A$  can be lost because of the synchronous drain and the two synchronous channels in the middle of the circuit. The synchronous drain ensures that data flow at  $A$  is synchronized with data flow through the node at its opposite end. The merger inherent in this mixed node guarantees that at most one of its two coincident synchronous channels transfer data, synchronized with the data flow at either  $B$  or  $C$ .

The circuit in Fig. 2.b shows an implementation of a shift-lossy FIFO1 channel with source node  $A$  and sink node  $B$ . This implementation uses four synchronous channels, a synchronous drain, a FIFO1 channel whose buffer initially contains a token data item,  $o$ , an empty FIFO2 channel, and an instance of the exclusive router of Fig. 2.a shown as the box labeled EXR. A shift-lossy FIFO1 channel behaves the same as a FIFO1 channel, except that writing to its source end is never blocked. If at the time of a write operation its buffer is full, the stored data item in the buffer is lost and the new data item replaces it in the buffer. The observable behavior of each of these Reo circuits is represented by a constraint automaton in Fig. 3. Derivation of these constraint automata as compositions of the constraint automata representing the behavior of the individual primitives used in their respective Reo circuits appears in [5].  $\square$

In spite of its simplicity, the semantics of Reo is indeed very rich, yielding a surprisingly expressive language [3]. For instance, the relational (as opposed to functional) dependencies that result in “propagation of synchrony” as well as the way in which the local behavior of, e.g., lossy synchronous channels imposes non-local constraints on a circuit, are already evident in the exclusive router of Fig. 2.a. (We use this exclusive router later in this paper in our synthesis of Reo circuits.) Examples of Reo circuits with


more interesting behavior can be found elsewhere [2], and the reader is encouraged to see [27] and [7] for the simple, rich, and expressive formal semantics of Reo.

In the remainder of the paper, we discuss the synthesis problem of Reo circuits where the input specification of the desired coordination is given as a *constraint automaton*, as defined in the next section.

### 3 Constraint automata

Constraint automata can serve as an operational model for Reo circuits [5]. The states of an automaton represent the configurations of its corresponding circuit (e.g., the contents of the FIFO channels), while the transitions encode its maximally-parallel stepwise behavior. The transitions are labeled with the maximal sets of nodes on which data-flow occurs simultaneously, and a data constraint (i.e., boolean condition for the observed data values).

We start with a simple example for a constraint automaton that models a component with input port  $A$  and two output ports  $B$  and  $C$  which is modeled by a Reo circuit as shown in the left of the picture below.



The picture on the right shows the corresponding constraint automaton where we assume that only bits 0 and 1 can be transmitted through the channels. The initial state stands for the configuration where the buffer is empty, while the two other states represent the configurations where the buffer is filled with one of the data items. The outgoing transitions from the initial state are labeled with the singleton set  $\{A\}$  which reflects the fact that in the initial configuration only data-flow at  $A$  is possible. If the buffer is filled then data-flow at  $A$  is impossible and only  $B$  and  $C$  can take the value from the buffer.

In the sequel, we specify constraint automata using a nonempty and finite set  $Data$  consisting of data items that can be sent (and received) via channels and a nonempty and finite set  $\mathcal{N} = \{A_1, \dots, A_n\}$  of names. Intuitively, we may think of the  $A_i$ 's to be the source or sink nodes of a Reo circuit. We refer to the subsets of  $\mathcal{N}$  as node-sets.

**Data assignments, data constraints.** A data assignment for  $\emptyset \neq N \subseteq \mathcal{N}$  is a function  $\delta : N \rightarrow Data$ .  $DA(N)$  denotes the set of all data assignments for  $N$ , and  $DA$  the set of all data assignments (on any  $N$ ). Data constraints, which can be viewed as a symbolic representation of sets of data assignments, are formally defined as propositional formulas built from the atoms “ $d_A \in P$ ” and “ $d_A = d_B$ ”, where  $A, B \in \mathcal{N}$ ,  $d_A, d_B \in Data$ , and  $P \subseteq Data$ .  $DC(N)$  denotes the set of data constraints using only names from  $N$ , and  $DC$  is a shorthand for  $DC(\mathcal{N})$ . We simply write “ $d_A = d$ ” rather than “ $d_A \in \{d\}$ ”. The symbol  $\models$  stands for the obvious satisfaction relation which results from interpreting data constraints over data assignments. Satisfiability and logical equivalence  $\equiv$  of data constraints are defined as usual.





Fig. 3. Constraint automata for some basic channels in Reo

**Definition 2 (Constraint automata, [5]).** A constraint automaton (over  $Data$ ) is a tuple  $\mathcal{A} = (Q, \mathcal{N}, \longrightarrow, Q_0)$  where  $Q$  is a finite set of states,  $\mathcal{N}$  a finite set of nodes,  $\longrightarrow$  is a finite subset of  $Q \times (\mathcal{Z}^{\mathcal{N}} \times DC) \times Q$ , called the transition relation, and  $Q_0 \subseteq Q$  a nonempty set of initial states. We write  $q \xrightarrow{N, g} p$  instead of  $(q, N, g, p) \in \longrightarrow$  and require that (1)  $N \neq \emptyset$  and (2)  $g \in DC(N)$  is satisfiable. We call  $N$  the node-set and  $g$  the guard of the transition. States without any outgoing transition are called terminal.  $\square$

The intuitive meaning of a constraint automaton as an operational model for Reo connectors is similar to the interpretation of labeled transition systems as formal models for reactive systems. The sink and source nodes of a Reo connector circuit play the role of the nodes in its corresponding constraint automaton. The states represent the configurations of the connector. The meaning of a transition  $q \xrightarrow{N, g} p$  is that in configuration  $q$  all the nodes  $A_i \in N$  perform (synchronously) I/O-operations that meet the guard  $g$ , resulting in a new configuration  $p$ , while at the same moment there is no data-flow at the other nodes  $A_i \in \mathcal{N} \setminus N$ .

*Example 3 (Constraint automata).* Constraint automata for the various basic channels types, the exclusive router and shift-lossy FIFO1 channel are shown in Figure 3 (where valid guards have been omitted). The automaton for a FIFO1 channel with source  $A$  and sink  $B$  is the same as the one for the example in the beginning of the section, except that  $C$  has to be removed. These automata do not have terminal states as in any configuration data flow at some nodes is possible. The left part of Fig. 4 shows the Reo circuit for an initializer, i.e., a component without input ports (source nodes) and a single output port  $A_{init}$  where data-flow at  $A_{init}$  happens exactly once.<sup>2</sup> Thus, if we connect  $A_{init}$  with an input port  $A$  of another component  $C$  via a synchronous channel with source  $A_{init}$  and sink  $A$  then data-flow at  $A_{init}$  activates the data-flow at  $C$  but prevents any “restart” of  $C$ . The situation is similar for the component “Stop”

<sup>2</sup> Data-flow at the node on the left, where the two sink ends of a synchronous spout coincide, is never possible because on the one hand, the sink ends of the spout are obligated to produce their respective data items simultaneously, while on the other hand the merge semantics of sink/mixed nodes does not allow for simultaneous data-flow at both sink ends.



**Fig. 4.** Reo circuits and automata for an initializer and a terminator

on the right of the picture where the source node  $B_{stop}$  can put a value into the buffer exactly once, because afterward the buffer is filled forever as no data-flow is possible for an asynchronous drain with both source ends coincident on the same node. Thus, if an output port  $B$  of a component  $C$  is connected via a synchronous channel with  $B_{stop}$  then output at  $B$  is possible exactly once. In this sense, component “Stop” can serve to terminate data-flow in other components.  $\square$

In [5], we formalized the semantics of a constraint automaton as a relation on timed data streams. For the purposes of this paper, an equivalent, but simpler concept suffices which abstracts away from time and describes the “traces” of a constraint automaton by *scheduled-data streams*: finite or infinite sequences of pairs  $\langle N, \delta \rangle$ , consisting of a set  $N$  of all the nodes that are scheduled to be synchronously (i.e., atomically) active in the next step, together with a data assignment  $\delta \in DA(N)$  describing the data values that are input and output.

**Definition 4 (Scheduled-data streams, generated language).** A scheduled-data stream  $\Theta = \Theta(0); \Theta(1); \dots$  is a finite or infinite sequence of pairs  $\Theta(i) \in \mathcal{A} \times DC$ , denoted by

$$\Theta(i) = \langle \underbrace{\Theta.N(i)}_{\text{node-set}}, \underbrace{\Theta.\delta(i)}_{\text{data assignment}} \rangle,$$

such that  $\Theta.N(i)$  is a non-empty node-set and  $\Theta.\delta(i)$  a data assignment for  $\Theta.N(i)$ . We write  $|\Theta|$  to denote the length of  $\Theta$  (which can be  $\omega$ ). The empty scheduled-data stream is denoted by  $\varepsilon$ .  $SDS_{\mathcal{N}}$  or briefly  $SDS$  denotes the set of all scheduled-data streams. Let  $\mathcal{A} = (Q, \mathcal{N}, \longrightarrow, Q_0)$  be a constraint automaton,  $\Theta \in SDS$  and  $q$  a state in  $\mathcal{A}$ . A  $q$ -run for  $\Theta$  in  $\mathcal{A}$  is a path in  $\mathcal{A}$

$$\mathbf{q} = q_0 \xrightarrow{N_0, g_0} q_1 \xrightarrow{N_1, g_1} q_2 \xrightarrow{N_2, g_2} \dots$$

such that (1)  $q_0 = q$  and (2) either  $\mathbf{q}$  and  $\Theta$  are infinite or  $\mathbf{q}$  consists of  $|\Theta|$  transitions and ends in a terminal state and (3)  $N_i = \Theta.N(i)$ ,  $\Theta.\delta(i) \models g_i$  for all  $0 \leq i < |\Theta|$ . The generated language  $\mathcal{L}(\mathcal{A})$  of  $\mathcal{A}$  is the set of all scheduled-data streams  $\Theta \in SDS$  which have a  $q_0$ -run in  $\mathcal{A}$  for some initial state  $q_0 \in Q_0$ .  $\square$

For instance, the SDS-language generated by the automaton for a synchronous channel consists of all infinite scheduled-data streams  $\Theta$  with  $\Theta.N(i) = \{A, B\}$  and where data assignment  $\Theta.\delta(i)$  assigns the same data item to  $A$  and  $B$ .

Although the formal definition of scheduled-data streams does not impose a relation




between the data assignments  $\Theta.\delta(i)$ , for a given constraint automaton, there can be a link between the data constraints  $\Theta.\delta(i)$  and  $\Theta.\delta(i+1)$ . For instance, the automaton for a FIFO1 channel with source node  $A$  and sink node  $B$  generates the SDS-language consisting of all infinite scheduled-data streams  $\Theta$  with  $\Theta.N(2i) = \{A\}$ ,  $\Theta.N(2i+1) = \{B\}$ , and with  $\Theta.\delta(2i) = [A \mapsto d]$  and  $\Theta.\delta(2i+1) = [B \mapsto d]$ , for some  $d \in \text{Data}$ .

In [5], we explain how an automaton for a Reo circuit can be constructed in a compositional way. (For the purpose of this paper, the details of that construction do not matter. The only thing that we use later, in Section 5, is that by applying the above definition to the automaton for a Reo circuit  $R$ , we obtain an SDS-language  $\mathcal{L}(R)$  for  $R$ .) In what follows we show, conversely, how to construct a Reo circuit from a constraint automaton.

## 4 Scheduled-data expressions

The first step of our construction of a Reo circuit from a given automaton is to transform the automaton into an equivalent  $\omega$ -regular expression, a so-called *scheduled-data expression*. These are built by  $\mathcal{E}$  representing the singleton SDS-language  $\{\mathcal{E}\}$  and the atoms  $\langle N, g \rangle$  where  $\emptyset \neq N \subseteq \mathcal{N}$  and  $g$  is a satisfiable data constraint for  $N$ . The SDS-language  $\mathcal{L}(\langle N, g \rangle)$  consists of all scheduled-data streams  $\Theta$  of length 1 such that  $\Theta.N(0) = N$  and  $\Theta.\delta(0) \models g$ . Moreover, we use the standard composition operators ; (concatenation),  $\cup$  (union) and the closure operators  $\alpha^\omega$  (infinitely many repetitions) and  $\alpha^\infty$  (finite or infinitely repetitions). The formal definition of  $\mathcal{L}(\alpha)$  for composite expressions is defined as for ordinary  $\omega$ -regular expressions and is omitted here.

Similar to the construction of a finite automaton from ordinary regular expressions (see e.g. [20]), we can assign a constraint automaton to any scheduled-data expression that generates the same SDS-language and which is linear in the size of the expression. Since this construction does not play a role in the present paper, its description is omitted. Instead, we use the reverse construction, i.e., of a scheduled-data expression for a constraint automaton. Although to do so, we may apply the standard algorithms for generating ( $\omega$ -)regular expressions from automata (see e.g. [20]), we suggest here an alternative algorithm. Rather than describing the construction in general, we treat a typical example. Consider the constraint automaton as shown on the left of the following picture where  $a, b, c$  are pairs of node-sets with corresponding data constraints.



Let  $\alpha_i$  denote the scheduled-data expression corresponding to (the SDS-language generated by) state  $q_i$ , for  $i = 0, 1, 2$ . The three transitions of this automaton give rise to three equations for the expressions as shown above. Together, they imply the following equation:  $\alpha_0 = (a; b; \alpha_0) \cup (a; c)$ . This equation can be solved, using the following general laws for scheduled-data expressions: “if  $\alpha = (\beta; \alpha) \cup \gamma$  and  $\mathcal{E} \notin \beta$  then  $\alpha = \beta^\infty; \gamma$ ” and “if  $\alpha = \beta; \alpha$  and  $\mathcal{E} \notin \beta$  then  $\alpha = \beta^\omega$ ”. Applying the first law to the equation above yields the expression  $\alpha_0 = (a; b)^\infty; a; c$  for the state  $q_0$ .




Fig. 5. Structure of the Reo-circuit  $R_\alpha$

## 5 From scheduled-data expressions to Reo


We now address the issue of constructing a Reo circuit for a scheduled-data expression  $\alpha_0$ . Because the source and the sink nodes of a Reo circuit play different roles with respect to its environment, and this distinction is abstracted away in scheduled-data expressions (and constraint automata), we first need to identify the “input” and “output” of a circuit by partitioning its node set  $\mathcal{N}$ . That is, our starting point is a description of a component connector by its input ports  $C_1, \dots, C_n$  and its output ports  $D_1, \dots, D_m$  and by (the scheduled-data expression  $\alpha_0$  of) a given constraint automaton that specifies the observable data flow at the  $C_i$ ’s and  $D_j$ ’s.

In the sequel, let  $\mathcal{N} = \{C_1, \dots, C_n\} \cup \{D_1, \dots, D_m\}$  contain all nodes occurring in the node-sets  $N$  of the atoms  $\langle N, g \rangle$  in  $\alpha_0$ , where we assume that the  $C_i$ ’s are source nodes and the  $D_j$ ’s are sink nodes. Our goal is the construction of a Reo circuit  $R$  with source nodes  $C_1, \dots, C_n$  and sink nodes  $D_1, \dots, D_m$  such that  $\mathcal{L}(\alpha_0) = \mathcal{L}(R)$ .

For the construction of  $R$ , we use a compositional approach that builds a Reo circuit  $R_\alpha$  for each subexpression  $\alpha$  of  $\alpha_0$ . Fig. 5 shows the general structure of  $R_\alpha$ : if the source node  $A_\alpha$  is fed from outside with some data element, then it is put into the buffer between  $A_\alpha$  and  $\tilde{A}_\alpha$ . As soon as  $\tilde{A}_\alpha$  takes the data element from the buffer, the sub-circuit in the middle is “activated”. Similarly, data-flow inside this sub-circuit stops as soon as a data element arrives at  $\tilde{B}_\alpha$ , which puts it into the buffer between  $\tilde{B}_\alpha$  and  $B_\alpha$ . Thus, data-flow at the sink node  $\tilde{B}_\alpha$  can be viewed as a signal that  $R_\alpha$  has “terminated”. The nodes  $C, D$  in Fig. 5 are there to indicate that there will be some channels connecting the sub-circuit in the middle of  $R_\alpha$  with (some of) the source nodes  $C$  and (some of) the sink nodes  $D$  in  $\mathcal{N}$ . The construction of a circuit  $R$  for an expression  $\alpha_0$  will be completed by a last step, in which “Init” and “Stop” components, defined in Example 3, are added to begin and end the data-flow of in the circuit  $R_{\alpha_0}$ , as shown in Fig. 6. The construction of the circuit will be such that at any moment, *exactly one* of the leftmost and rightmost buffers or buffers inside  $R_{\alpha_0}$  will be filled. Thus, we may consider data-flow through  $R$  as a *token game*, where the token is passed on from left to right.


The reason why we put  $R_{\alpha_0}$  in the context of an initializer and a terminator is that the circuit  $R_{\alpha_0}$  allows a “restart” of data flow at node  $A_{\alpha_0}$  whenever  $\tilde{A}_{\alpha_0}$  has consumed the data item in the buffer between  $A_{\alpha_0}$  and  $\tilde{A}_{\alpha_0}$ . In fact, the initializer ensures that data flow at  $A_{\alpha_0}$  occurs exactly once. The reason for using the stop-component is similar.

**Concatenation, union and closure.** We first explain how to construct a circuit  $R_\alpha$ , assuming we have already constructed the circuits for  $\alpha$ ’s subexpressions. (If a subexpression  $\alpha$  occurs more than once in  $\alpha_0$ , e.g. if  $\alpha_0 = \alpha; \alpha$ , then we need a copy of the




**Fig. 6.** The final Reo-circuit  $R$

circuits  $R_\alpha$  for every syntactic occurrence of  $\alpha$  as a subexpression in  $\alpha_0$ .) For  $\alpha = \gamma;\beta$  the Reo circuit  $R_\alpha$  results from combining  $R_\gamma$  and  $R_\beta$  as follows:




Note that the internal FIFO-channels “at the end” of  $R_\gamma$  and “at the beginning” of  $R_\beta$  (not drawn in the picture) ensure that in the concatenation  $\gamma;\beta$  data-flow inside  $R_\beta$  cannot start before data-flow in  $R_\gamma$  has finished.


For  $\alpha = \gamma \cup \beta$ , the Reo circuit  $R_\alpha$  is obtained by combining  $R_\gamma$  and  $R_\beta$  with an exclusive router that nondeterministically chooses to “activate” the data-flow in either  $R_\gamma$  or  $R_\beta$ :



The Reo circuit  $R_\alpha$  where  $\alpha = \beta^\infty$  is obtained from  $R_\beta$  as follows:<sup>3</sup>



For  $\alpha = \beta^\omega$ , the Reo circuit has the following structure.




<sup>3</sup> The syntax of scheduled-data expressions does not include the Kleene closure  $\alpha = \beta^*$ . However, it could be treated by simply replacing the exclusive router with a fair exclusive router.

Here, “empty Init” is a variant of the initializer in Ex. 3, where the buffer is initially empty. Thus, data-flow never occurs in “empty Init” or at node  $B_\alpha$ . Being non-reachable, it may be omitted; we keep it here so that the circuit retains the general shape of Fig. 5. **The empty expression.** For  $\alpha = \varepsilon$ , we simply use a FIFO1 channel with its source end on node  $A_\varepsilon$  and its sink end on node  $B_\varepsilon$ . (Using just a single channel departs from the general schema sketched in Fig. 5, but the nodes  $\tilde{A}_\alpha$  and  $\tilde{B}_\alpha$  are not needed in our compositional approach.)

**Atomic expressions.** So far the construction of Reo circuits for composite expressions has followed patterns that are familiar from automata theory. Next we come to the most complicated and most interesting step in our construction, namely the construction of a Reo circuit for atomic expressions  $\langle N, g \rangle$ . The difficulty lies in the fact that such expressions model a computation step of a corresponding Reo circuit, in which certain channel ends are active and others are not. Moreover, we must ensure that at every active channel end, the right data value is input or output. Let  $\text{Atoms}$  denote the set of all atomic expressions  $\langle N, g \rangle$  of  $\alpha_0$ . Recall that  $N$  is a nonempty subset of  $\mathcal{N} = \{C_1, \dots, C_n\} \cup \{D_1, \dots, D_m\}$  and  $g$  is a satisfiable data constraint for the nodes in  $N$ . We first describe a general technique to design a Reo circuit for the atoms  $\langle N, g \rangle \in \text{Atoms}$ . (Later we explain how this technique can be made more efficient in various ways.) We first transform  $g$  into its canonical disjunctive normal form, which replaces it with an equivalent data constraint  $h_1 \vee \dots \vee h_r$  where each of the  $h$ 's is a formula of the form

$$h = \bigwedge_{C \in N_{\text{src}}} (d_C \in P_C) \wedge \bigwedge_{D \in N_{\text{snk}}} (d_D \in P_D)$$

with  $N_{\text{src}} = N \cap \{C_1, \dots, C_n\}$ ,  $N_{\text{snk}} = N \cap \{D_1, \dots, D_m\}$  and  $P_C, P_D \subseteq \text{Data}$ . E.g., if  $g$  is “ $d_C = d_D$ ” then we replace  $g$  with  $\bigvee_{d \in \text{Data}} h_d$  where  $h_d$  is  $(d_C = d) \wedge (d_D = d)$ . Next, we replace  $\langle N, g \rangle$  with the equivalent expression  $\langle N, h_1 \rangle \cup \dots \cup \langle N, h_r \rangle$ , construct the circuits  $R_{\langle N, h_k \rangle}$  (see below) and combine them with the union-operator described above.



**Fig. 7.** Reo-circuit  $R_{\langle N, h \rangle}$

With the formula  $h$  as above, a circuit  $\mathcal{R}_{\langle N, h \rangle}$  for  $\langle N, h \rangle$  is presented in Fig. 7, which we now explain. For the Reo circuit  $R_{\langle N, h \rangle}$  of a given  $\langle N, h \rangle$ , we need a pair of nodes  $C_{\langle N, h \rangle}$

and  $\tilde{C}_{\langle N, h \rangle}$  for every source node  $C \in N_{\text{src}}$ , and similarly, one node  $D_{\langle N, h \rangle}$  for every sink node  $D \in N_{\text{snk}}$ , plus one other node  $E_{\langle N, h \rangle}$ . The same node  $\tilde{C}$  must be used for all circuits  $R_{\langle M, f \rangle}$  where  $C \in M$  and  $\langle M, f \rangle \in \text{Atoms}$ , while the nodes  $C_{\langle N, h \rangle}$  and  $\tilde{C}_{\langle N, h \rangle}$  are unique for every atomic data expression  $\langle N, h \rangle \in \text{Atoms}$  where  $C \in N$ .

We can think of the node  $E_{\langle N, h \rangle}$  as a switch that synchronizes the data-flow in the upper sub-circuit with the nodes  $D_{\langle N, h \rangle}$ ,  $D$ , and  $C_{\langle N, h \rangle}$ ,  $\tilde{C}_{\langle N, h \rangle}$ ,  $\tilde{C}$ , and  $C$  for all source nodes  $C \in N_{\text{src}}$  and all sink nodes  $D \in N_{\text{snk}}$ . The synchronous channel from  $E_{\langle N, h \rangle}$  to  $D_{\langle N, h \rangle}$  and the  $P_D$ -producer connecting  $D_{\langle N, h \rangle}$  with  $D$  ensure that any data-flow at  $E_{\langle N, h \rangle}$  is synchronized with the receipt of a value  $d \in P_D$  at sink node  $D$ .

For the source nodes  $C$ , the situation is a bit more complicated because we must ensure that  $C$  accepts an input value iff  $C$  synchronizes with exactly one of the nodes  $E_{\langle M, f \rangle}$  where  $\langle M, f \rangle$  is a subexpression of  $\alpha_0$  with  $C \in M$ . The use of perfect synchronous channels is not appropriate because of the replicator semantics of the source nodes. If  $C$  were connected with  $E_{\langle N, h \rangle}$  via perfect synchronous channels only, then data-flow would block when  $C$  appears in two or more atomic subexpressions of  $\alpha_0$ . (Note that simultaneous data-flow at different nodes  $E_{\langle N, h \rangle}$ ,  $E_{\langle M, f \rangle}$  is not possible.) For this reason, we connect  $C$  with  $E_{\langle N, h \rangle}$  via a filter channel, a lossy synchronous channel and a synchronous drain through the nodes  $C_{\langle N, h \rangle}$  and  $\tilde{C}_{\langle N, h \rangle}$ . These three channels (1) allow  $C$  to pass values even when  $E_{\langle N, h \rangle}$  is not available to synchronize with  $C$ , and (2) force  $C$  to pass a value  $d \in P_C$  when it synchronizes with  $E_{\langle N, h \rangle}$ . To prevent  $C$  from passing a value without synchronizing with one of the nodes  $E_{\langle M, f \rangle}$  where  $C \in M$ , we use a synchronous channel connecting  $E_{\langle N, h \rangle}$  with  $\tilde{C}$  and a synchronous drain between  $\tilde{C}$  and  $C$ . These channels ensure that for  $C \in M$ ,  $C$  is active exactly when data-flow occurs at  $\tilde{C}$  and exactly one of the nodes  $E_{\langle M, f \rangle}$ .

**Size of the constructed circuit.** In the worst case, the treatment of the atoms  $\langle N, g \rangle$  leads to an exponential blow-up (because every disjunctive normal form for  $g$  may be exponentially longer than  $g$ ). However, when we assume that all data constraints in  $\alpha_0$  are given in canonical disjunctive normal form and when we measure the length of  $\alpha_0$  as the total length of all data constraints occurring in (one of the atoms in)  $\alpha_0$  then the total number of channels in the constructed circuit is *linear* in the length of  $\alpha_0$ .

**Preprocessing.** We now explain how a preprocessing phase of the set  $\text{Atoms}$  can simplify the construction of the circuits for the atomic subexpressions of  $\alpha_0$ . We first look for pairs  $\langle C, D \rangle$  with  $C \in \{C_1, \dots, C_n\}$ ,  $D \in \{D_1, \dots, D_m\}$  such that for all  $\langle N, g \rangle \in \text{Atoms}$  either  $\{C, D\} \cap N = \emptyset$  or  $\{C, D\} \subseteq N$  and  $g \leq d_C = d_D$ . ( $\leq$  denotes logical implication.) Then, we establish a synchronous channel with its source end on node  $C$ , its sink end on node  $D$  and remove  $D$  in the sense that any  $\langle N, g \rangle \in \text{Atoms}$  is replaced with  $\langle N \setminus \{D\}, g[d_D/d_C] \rangle$  where  $g[d_D/d_C]$  means the data constraint resulting from  $g$  by the syntactic replacement of any occurrence of  $d_D$  with  $d_C$ . Second, for any pair  $\langle C_i, C_j \rangle$  of source nodes such that for all  $\langle N, g \rangle \in \text{Atoms}$  either  $\{C_i, C_j\} \cap N = \emptyset$  or  $\{C_i, C_j\} \subseteq N$  and  $d_{C_j}$  does not occur in  $g$ , we establish a synchronous drain connecting  $C_i$  and  $C_j$  and remove  $C_j$  from  $\text{Atoms}$ . The same technique can be applied to sink nodes  $D_i, D_j$  such that for all  $\langle N, g \rangle \in \text{Atoms}$  either  $\{D_i, D_j\} \cap N = \emptyset$  or  $\{D_i, D_j\} \subseteq N$  and  $d_{D_j}$  does not occur in  $g$ , where we generate a synchronous spout with its sink ends  $D_i$  and  $D_j$  and

remove  $D_j$ . Finally, we look for sink nodes  $D_i, D_j$  such that  $\langle N, g \rangle \in \text{Atoms}$  implies  $\{D_i, D_j\} \cap N = \emptyset$  or  $\{D_i, D_j\} \subseteq N$  and  $g \leq d_{D_i} = d_{D_j}$  and insert a new sink node  $D_{ij}$  with synchronous channels from  $D_{ij}$  to  $D_i$  and  $D_j$ . We then remove  $D_i, D_j$  from  $\text{Atoms}$  and treat  $D_{ij}$  as a sink node. A similar transformation  $\langle C_i, C_j \rangle \rightsquigarrow C_{ij}$  applies to source nodes with such that for all  $\langle N, g \rangle \in \text{Atoms}$  either  $\{C_i, C_j\} \cap N = \emptyset$  or  $\{C_i, C_j\} \subseteq N$  and  $g \leq d_{C_i} = d_{C_j}$ . However, here we need a Reo connector that checks the equality of two (synchronously) arriving input values.

**Optimization.** As in other algorithmic constructions, our resulting Reo circuits contain certain redundancies which can be optimized away. We can detect and remove them by applying circuit transformation rules that look for recognizable patterns of (sub-)circuits and replace them with their simpler equivalents. E.g., every occurrence of a synchronous channel preceding or following any other channel  $X$  can be simplified to only  $X$ .

## 6 Conclusion

The main contribution of the present paper is a general construction of a Reo circuit from a constraint automaton. Although similar constructions exist in the classical area of automata and digital circuits, the situation here is far more complicated because of two major differences:

1. The behavior specified by constrained automata is generally not functional (from input to output) but relational.
2. In a digital circuit and the Mealy automaton describing it, behavior is always synchronous. In contrast, in Reo, behavior can be synchronous, asynchronous, or (at different steps) a combination of the two.


Because of in particular point 2, the classical construction of a circuit from an automaton breaks down, and at forehand, it was by no means obvious how to tackle the problem for Reo. We see the algorithm described in the present paper therefore as a major step forward in the automatic synthesis of Reo component connector circuits.

From the theoretical point of view, the results established here and in [5] yield that Reo connector circuits, constraint automata, and scheduled-data streams have the same expressiveness and can be transformed into each other via algorithmic transformations. This result can also be useful in practice as it allows to switch between these three formalisms. For instance, it enables one to use automata-models within the Reo framework to describe (and finally to synthesize) the interfaces of black-box components. On the other hand, our algorithm also illustrates the expressive power of the channel types presented in Fig. 1. In fact, our construction uses all of them.<sup>4</sup>

To some extent, our construction can also be modified to treat real-time constraints, e.g., those formalized by timed scheduled-data expressions of the form  $\alpha = \beta^{\leq t}$  stating that

<sup>4</sup> The synchronous drain is used in the exclusive router, which we use to compose circuits. The synchronous spout and asynchronous drain are used in the initializer and terminator in Example 3. The atoms  $\langle N, h \rangle$  are realized using perfect and lossy synchronous channels, filter channels, and  $P$ -producers.

data flow described by  $\beta$  must be completed within  $t$  time units. (See [4] for a formal treatment of real-time within the Reo framework.). For this, we just connect nodes  $\tilde{A}_\alpha$  with  $\tilde{B}_\alpha$  via a synchronous drain and a timer channel with off-option, i.e., a timer channel that allows the timer to be stopped at any point in time before the expiration of its delay. In the picture below, this timer channel is depicted by an arrow with a circle labeled with the delay  $t$  in its middle.



A compositional approach similar to the one we suggest here can also be used to provide “Reo-implementations” for processes specified in terms of CCS- or CSP-like process algebras. In fact, some of the typical operators are already included in regular expressions (CCS-like nondeterminism corresponds to union, sequential composition to concatenation, and  $\epsilon$  to, e.g., the CCS-process nil). Parallel composition with CCS- or CSP-like synchronization can be realized by establishing appropriate synchronous channels and Reo’s join operator. A LOTOS-like disrupt operator  $P[>Q]$  can be obtained using a Reo component that realizes a switch; this switch is initially “on” and synchronizes with  $P$  as long as it is “on” but is turned “off” by  $Q$ ’s first activity (the inhibitor circuit in [3] can be used to construct this switch from our set of primitive channels).

Although the construction presented here is not overly complicated, it can and should still be simplified further and made more efficient. Parts of such considerations have already been sketched in the present paper. In our future work, we will investigate further optimizations and the design of an alternative synthesis algorithm that goes directly from automata to Reo circuits without having the regular expressions as an intermediate step. Furthermore, dynamic reconfiguration of connector circuits is an inherent aspect of Reo that we plan to cover in our future work.

## References

1. M. Abadi, L. Lamport, and P. Wolper. Realizable and unrealizable concurrent program specifications. In *Proc. 16th Int. Colloquium on Automata, Languages, and Programming (ICALP)*, volume 372 of *LNCS*, pages 1–17, 1989.
2. F. Arbab. Abstract behavior types: A foundation model for components and their composition. In [14], pages 33–70, 2003.
3. F. Arbab. Reo: A channel-based coordination model for component composition. *Mathematical Structures in Computer Science*, 14(3):1–38, 2004.
4. F. Arbab, C. Baier, F. de Boer, and J. Rutten. Models and temporal logics for timed component connectors. In *Proc. SEFM’04*. IEEE CS Press, 2004.
5. F. Arbab, C. Baier, J.J.M.M. Rutten, and M. Sirjani. Modeling component connectors in reo by constraint automata. In *FOCLASA’03*, volume 97 of *ENTCS*, pages 25–41, 2004. Full version see <http://web.informatik.uni-bonn.de/I/baier/publikationen.html>.
6. F. Arbab, D. Clarke, and D. Costa. Modeling coordination in biological systems. In *Proc. of the Int. Symposium on Leveraging Applications of Formal Methods (ISoLA 2004)*, 2004.

7. F. Arbab and J.J.M.M. Rutten. A coinductive calculus of component connectors. In *Recent Trends in Algebraic Development Techniques, Proc. 16th Int. Workshop on Algebraic Development Techniques (WADT 2002)*, volume 2755 of *LNCS*, pages 35–56, 2003.
8. A. Arora, P.C. Attie, and E.A. Emerson. Synthesis of fault-tolerant concurrent programs. In *Proc. Principles of Distributed Computing*, ACM Press, pages 173–182, 1998.
9. P.C. Attie and E.A. Emerson. Synthesis of concurrent systems with many similar sequential processes. In *Proc. POPL*, ACM Press, pages 191–201, 1989.
10. M. Broy and K. Stolen. *Specification and Development of Interactive Systems: Focus on Streams, Interfaces and Refinement*. Springer-Verlag, 2000.
11. J.R. Büchi and L.H. Landweber. Solving sequential conditions by finite-state strategies. *Transactions of the American Mathematical Society*, 138:295–311, 1969.
12. A. Church. Logic, arithmetic and automata. In *Proc. Int. Congress of Mathematicians*, pages 23–35. Institut Mittag-Leffler, 1962.
13. CIM. <http://www.almende.com/cim/>.
14. F.S. de Boer, M.M. Bonsangue, S. Graf, and W.-P. de Roever, editors. *Formal Methods for Components and Objects*, volume 2852 of *LNCS*. 2003.
15. N. Diakov and F. Arbab. Compositional construction of web services using Reo. In *Proc. International Workshop on Web Services: Modeling, Architecture and Infrastructure (ICEIS 2004)*, Porto, Portugal, April 13-14, 2004.
16. D. Dill. *Trace Theory for Automatic Hierarchical Verification of Speed Independent Circuits*. MIT Press, 1989.
17. E.A. Emerson and E.M. Clarke. Using branching time logic to synthesize synchronous skeleton. *Science of Programming*, 2:241–266, 1982.
18. T. Henzinger, R. Jhala, and R. Majumdar. Counterexample-guided control. In *Proc. 30th Int. Colloquium on Automata, Languages, and Programming (ICALP)*, volume 2719 of *LNCS*, pages 886–902, 2003.
19. T. Henzinger, S. Krishnan, O. Kupferman, and F. Mang. Synthesis of uninitialized systems. In *Proc. 29th International Colloquium on Automata, Languages, and Programming (ICALP)*, volume 30 of *LNCS*, pages 644–656, 2002.
20. J. E. Hopcroft, R. Motwani, and J. D. Ullman. *Introduction to Automata Theory, Language, and Computation*. Addison–Wesley, 2nd edition edition, 2001.
21. O. Kupferman and M. Vardi. Church’s problem revisited. In *The Bulletin of Symbolic Logic*, volume 5, pages 245–263, 1999.
22. Z. Manna and P. Wolper. Synthesis of communicating processes from temporal logic specifications. *ACM Transactions on Programming Languages and Systems*, 6:68–93, 1984.
23. P. Panangaden and F. van Breugel, editors. *Mathematical Techniques for Analyzing Concurrent and Probabilistic Systems*. CRM Monograph Series. American Mathematical Society, 2004. ISSN: 1065-8599.
24. A. Pnueli and R. Rosner. On the synthesis of a reactive module. In *Proc. 16th Symposium on Principles of Programming Languages*, pages 179–190. ACM Press, 1989.
25. M. Rabin. Automata on infinite objects and church’s problem. *Regional Conference Series in Mathematics*, 13, 1972.
26. P.J. Ramadge and W.M. Wonham. The control of discrete event systems. In *Proceedings of IEEE*, 77(1), pages 81–98, 1989.
27. J.J.M.M. Rutten. Component connectors. In [23], chapter 5, pages 73–87. 2004.
28. W. Thomas. On the synthesis of strategies in infinite games. In *Proc. of the 12th Annual Symp. on Theoretical Aspects of Computer Science*, volume 900 of *LNCS*, pages 1–13, 1995.
29. M. Vardi. An automata-theoretic approach to fair realizability and synthesis. In *Proc. CAV*, volume 939 of *LNCS*, pages 267–278, 1995.
30. Z. Zlatev, N. Diakov, and S. Pokraev. Construction of negotiation protocols for E-Commerce applications. *ACM SIGecom Exchanges*, 5(2):11–22, November 2004.






Fig. 8. Reo circuit  $R_\alpha$  for  $\alpha = \langle N, h \rangle \cup \langle M, f \rangle$  where  $N = \{C, D\}$ ,  $M = \{C\}$

## A Example


A concrete example for the Reo-circuit which is constructed from the scheduled-data expression  $\alpha = \langle N, h \rangle \cup \langle M, f \rangle$  is shown in Fig. 8. Here, we assume that  $N = \{C, D\}$ ,  $M = \{C\}$  and  $h$  is  $(d_C \in P_C) \wedge (d_D \in P_D)$  while  $f$  is  $d_C \in T_C$ .

In Fig. 8, there are multiple candidates that qualify for the application of the circuit transformation rule mentioned at the end of Section 5. There are more specialized patterns that are applicable only in the context of our resulting circuits. For instance, we know that in Fig. 8, data-flow can occur through only one of the top or bottom branches of the circuit (because there is only one token at a time that passes through the entire circuit; the exclusive router; and because the two branches are isolated from one another by drains). This makes the right-hand-side FIFO1 channels on both top and bottom branches redundant.

## B Correctness of the construction

We now provide a proof sketch for the soundness of our algorithm. That is, we show that the final circuit  $R$  for a scheduled-data expression  $\alpha_0$  generates the SDS-language  $\mathcal{L}(\alpha_0)$ . Recall that  $R$  is derived from  $R_{\alpha_0}$  by the addition of an initializer and a terminator as shown in Fig. 6.

In the sequel, we often identify scheduled data expressions and their induced SDS-language. For instance, we simply write  $\mathcal{E}$  for the singleton set  $\{\mathcal{E}\}$  or  $\langle N, h \rangle$  for the singleton set  $\{\langle N, h \rangle\}$ .



**Fig. 9.**  $\text{ext}(R_\alpha)$ : extension of the Reo-circuit  $R_\alpha$

**Extended circuits.** The crucial point in our construction is that the circuits  $R_\alpha$  as in Fig. 5 generate exactly the scheduled-data streams in  $\mathcal{L}(\alpha)$ , *provided* that there is exactly one input at  $A_\alpha$  and exactly one output at  $B_\alpha$ . However, the generated SDS-language of the circuit  $R_\alpha$  may *not* agree with the SDS-language associated with  $\alpha$ , because in  $R_\alpha$  data flow at  $A_\alpha$  is possible in every configuration where the buffer between  $A_\alpha$  and  $\tilde{A}_\alpha$  is empty. In fact, this is the reason why we switched from  $R_{\alpha_0}$  to the circuit  $R$  that puts  $R_{\alpha_0}$  in the context of an initialization- and a termination-component. Moreover,  $R_\alpha$  returns to its initial configuration after the output at  $B_\alpha$ . The latter condition is essential for the treatment of the closure-operators  $\alpha = \beta^\omega$  and  $\alpha = \beta^\infty$ .


To use inductive arguments in our correctness proof, we work with an extension of the circuits  $R_\alpha$  (for the subexpressions  $\alpha$  of  $\alpha_0$ ) by a FIFO1 channel with its source end on  $B_\alpha$  and its sink end on  $A_\alpha$ , as shown in Fig. 9. This circuit is called  $\text{ext}(R_\alpha)$ . To be able to reason about data flow at nodes  $A_\beta, B_\beta$  for  $\alpha = \beta$  and the proper subexpressions of  $\alpha$ , we assume that all (sink, source, and mixed) nodes are observable. Thus, the underlying node-set of  $\text{ext}(R_\alpha)$  and its constraint automaton is

$$\begin{aligned} \mathcal{N}_\alpha &= \mathcal{N} \cup \{A_\beta, B_\beta, \tilde{A}_\beta, \tilde{B}_\beta : \beta \text{ is a subexpression of } \alpha\} \\ &\cup \bigcup_{\langle N, h \rangle} (\{E_{\langle N, h \rangle}\}) \cup \bigcup_{C \in N_{\text{src}}} \{C_{\langle N, h \rangle}, \tilde{C}_{\langle N, h \rangle}, \bar{C}\} \cup \bigcup_{D \in N_{\text{snk}}} \{D_{\langle N, h \rangle}\} \end{aligned}$$

where  $\langle N, h \rangle$  ranges over all atoms occurring in  $\alpha$ . Recall that  $N_{\text{src}} = N \cap \{C_1, \dots, C_n\}$  and  $N_{\text{snk}} = N \cap \{D_1, \dots, D_m\}$ .

**Constraint automata for the extended Reo circuits.** The constraint automaton for  $\text{ext}(R_\alpha)$  has the form shown in Fig. 10.  $\tilde{\mathcal{A}}_\alpha$  is a sub-automaton with initial state  $\tilde{q}_\alpha$  and node-set  $\tilde{\mathcal{N}}_\alpha = \mathcal{N}_\alpha \setminus \{A_\alpha, B_\alpha\}$ , where:

- (1)  $q_\alpha$  is the initial configuration of  $\text{ext}(R_\alpha)$  where the new buffer connecting  $B_\alpha$  and  $A_\alpha$  contains data item 0, while all other buffers are empty.
- (2) If  $\alpha \neq \varepsilon$  then  $\tilde{q}_\alpha$  is the configuration of  $\text{ext}(R_\alpha)$  where the buffer connecting  $A_\alpha$  and  $\tilde{A}_\alpha$  contains data item 0, while all other buffers are empty. For the empty expression  $\varepsilon$ , this buffer does not exist. In that case,  $\tilde{\mathcal{A}}_\varepsilon$  consists of a single state  $\tilde{q}_\varepsilon = \tilde{p}_\varepsilon$ .



**Fig. 10.** Constraint automaton for  $\text{ext}(R_\alpha)$

- (3) If  $\alpha \neq \varepsilon$  then  $\tilde{p}_\alpha$  is the configuration of  $\text{ext}(R_\alpha)$  where the buffer connecting  $\tilde{B}_\alpha$  and  $B_\alpha$  contains data item 0, while all other buffers are empty.
- (4) The generated SDS-language  $\mathcal{L}(\text{ext}(R_\alpha))$  over the node-set  $\mathcal{N}_\alpha$  can be described by the scheduled-data expression

$$\mathcal{L}(\text{ext}(R_\alpha)) = \left( \langle \{A_\alpha\}, d_{A_\alpha} = 0 \rangle; \mathcal{L}(\tilde{\mathcal{A}}_\alpha); \langle \{B_\alpha\}, d_{B_\alpha} = 0 \rangle \right)^\omega$$

where  $\mathcal{L}(\tilde{\mathcal{A}}_\alpha)$  stands for a scheduled-data expression that characterizes the accepted SDS-language of the sub-automaton  $\tilde{\mathcal{A}}_\alpha$  with node-set  $\tilde{\mathcal{N}}_\alpha$ .

**Extended scheduled-data expressions.** We now do a similar extension with the scheduled-data expressions and switch from  $\alpha$  to the expression

$$\text{ext}(\alpha) = \langle \{A_\alpha\}, d_{A_\alpha} = 0 \rangle; \alpha_{\text{ext}}; \langle \{B_\alpha\}, d_{B_\alpha} = 0 \rangle$$

over the node-set  $\mathcal{N}_\alpha^- = \{C_1, \dots, C_n, D_1, \dots, D_m\} \cup \{A_\beta, B_\beta : \beta \text{ is a subexpression of } \alpha\}$ . The subexpressions  $\alpha_{\text{ext}}$  of  $\text{ext}(\alpha)$  is defined by structural induction:

$$\begin{aligned} \varepsilon_{\text{ext}} &= \varepsilon \\ \langle N, g \rangle_{\text{ext}} &= \langle N, g \rangle \\ (\gamma; \beta)_{\text{ext}} &= \text{ext}(\gamma); \text{ext}(\beta) \\ (\gamma \cup \beta)_{\text{ext}} &= \text{ext}(\gamma) \cup \text{ext}(\beta) \\ (\beta^\omega)_{\text{ext}} &= (\text{ext}(\beta))^\omega \\ (\beta^\infty)_{\text{ext}} &= (\text{ext}(\beta))^\infty \end{aligned}$$

**Relation between extended circuits and scheduled-data expressions.** To formalize the relation between the SDS-languages of  $\alpha$  and  $\text{ext}(\alpha)$ , we need the following notation. Let  $L$  be an SDS-language with node-set  $\mathcal{M}$  and let  $\mathcal{X}$  be another node-set such that  $\mathcal{X} \cap \mathcal{M} \neq \emptyset$ . Then, we write  $L|_{\mathcal{X}}$  to denote the restriction of  $L$  to the scheduled-data streams for the nodes in  $\mathcal{X} \cap \mathcal{M}$ . Formally,

$$L|_{\mathcal{X}} = \{ \Theta|_{\mathcal{X}} : \Theta \in L \}$$

where for a scheduled-data stream  $\Theta \in \text{SDS}_{\mathcal{M}}$ , the scheduled-data stream  $\Theta|_{\mathcal{X}}$  results from  $\Theta$  by (i) removing all pairs  $\Theta(i) = \langle N_i, \delta_i \rangle$  where  $N_i \cap \mathcal{X} = \emptyset$  and (ii) replacing

any remaining pair  $\Theta(i) = \langle N_i, \delta_i \rangle$  with  $\langle N_i \cap \mathcal{K}, \delta_i|_{N_i \cap \mathcal{K}} \rangle$  where  $\delta_i|_{N_i \cap \mathcal{K}} \in DA(N_i \cap \mathcal{K})$  assigns the data item  $\delta_i(A)$  to any node  $A \in N_i \cap \mathcal{K}$ .

We then have:

$$(*) \quad \mathcal{L}(\text{ext}(\alpha))|_{\mathcal{N}} = \mathcal{L}(\alpha)$$

Recall that  $\mathcal{N} = \{C_1, \dots, C_n, D_1, \dots, D_m\}$  denotes the node-set of the given expression  $\alpha_0$  and agrees with the input ports (source nodes)  $C_i$  and output ports  $D_j$  (sink nodes) of the component connector (Reo circuit) to be constructed.

On the other hand, when we restrict the generated SDS-language of the extended circuit  $\text{ext}(R_\alpha)$  to the node-set  $\mathcal{N}_\alpha^-$  of the extended expressions  $\text{ext}(\alpha)$  then we obtain the SDS-language of  $\text{ext}(\alpha)^\omega$ . (Recall that  $\mathcal{N}_\alpha^- = \mathcal{N} \cup \{A_\beta, B_\beta : \beta \text{ is a subexpression of } \alpha\}$  is derived from the node-set  $\mathcal{N}_\alpha$  of  $\text{ext}(R_\alpha)$  by removing the auxiliary nodes  $\tilde{A}_\beta, \tilde{B}_\beta$ , for all subexpressions  $\beta$  of  $\alpha$  and the nodes  $E_{\langle N, h \rangle}, C_{\langle N, h \rangle}, \tilde{C}_{\langle N, h \rangle}, \tilde{C}$  and  $D_{\langle N, h \rangle}$  that we used for the treatment of the atoms.) More precisely, we show (see below) that:

$$(5) \quad \mathcal{L}(\tilde{\mathcal{A}}_\alpha)|_{\mathcal{N}_\alpha^- \setminus \{A_\alpha, B_\alpha\}} = \mathcal{L}(\alpha_{\text{ext}})$$

$$(6) \quad \mathcal{L}(\text{ext}(R_\alpha))|_{\mathcal{N}_\alpha^-} = \mathcal{L}(\text{ext}(\alpha))^\omega$$

**Correctness of the final circuit.** From (1)-(6), we can derive the desired result stating that the final circuit  $R$  (shown in Fig. 6) generates the same SDS-language as the given expression  $\alpha_0$ . With  $\alpha = \alpha_0$  the argument is as follows. All scheduled-data streams in  $\mathcal{L}(\text{ext}(\alpha))^\omega$  have the form

$$\begin{aligned} & \langle \{A_\alpha\}, [A_\alpha \mapsto 0] \rangle; \Theta_1; \langle \{B_\alpha\}, [B_\alpha \mapsto 0] \rangle; \\ & \langle \{A_\alpha\}, [A_\alpha \mapsto 0] \rangle; \Theta_2; \langle \{B_\alpha\}, [B_\alpha \mapsto 0] \rangle; \\ & \langle \{A_\alpha\}, [A_\alpha \mapsto 0] \rangle; \Theta_3; \langle \{B_\alpha\}, [B_\alpha \mapsto 0] \rangle; \\ & \vdots \end{aligned}$$

with

$$\Theta_i \in \mathcal{L}(\alpha_{\text{ext}}) \stackrel{(5)}{=} \mathcal{L}(\tilde{\mathcal{A}}_\alpha)|_{\mathcal{N}_\alpha^- \setminus \{A_\alpha, B_\alpha\}}.$$

(One of the  $\Theta_i$ 's may be infinite, in which case the above stream "ends" with  $\Theta_i$ .) Thus, we conclude from (4)-(6) that  $\mathcal{L}(\alpha)$  agrees with the SDS-language  $\mathcal{L}(R)$  for the final circuit that is obtained from  $R_\alpha$  by adding the components "Init" and "Stop" as explained before. Note that "Init" provides an input at  $A_\alpha$  exactly once while "Stop" can consume a data item at  $B_\alpha$  exactly once. Thus, the scheduled-data streams of the final circuit  $R$  are streams of the form

$$\langle \{A_\alpha\}, [A_\alpha \mapsto 0] \rangle; \Theta_1; \langle \{B_\alpha\}, [B_\alpha \mapsto 0] \rangle|_{\mathcal{N}}$$

where


$$\Theta_1 \in \mathcal{L}(\alpha_{\text{ext}}).$$

Recall that in  $R$  all nodes except for the sources  $C_i \in \mathcal{N}$  and sinks  $D_j \in \mathcal{N}$  are hidden. That is why we must take the projection on the  $\mathcal{N}$ -nodes.

As  $A_\alpha, B_\alpha \notin \mathcal{N}$  and  $\mathcal{L}(\alpha_{\text{ext}})|_{\mathcal{N}} = \mathcal{L}(\alpha)$ , by (\*) we obtain  $\mathcal{L}(R) = \mathcal{L}(\alpha)$ .

**Proof of (1)-(6).** We show (1)-(6) for all subexpressions  $\alpha$  of  $\alpha_0$  by an inductive argument.


*Basis of induction.* For  $\alpha = \mathbf{\epsilon}$ , the extended Reo circuit  $\text{ext}(R_{\mathbf{\epsilon}})$  and its automaton have the following structure:



That is, here, the sub-automaton  $\tilde{\mathcal{A}}_{\mathbf{\epsilon}}$  consists of a single state  $\tilde{q}_{\mathbf{\epsilon}} = \tilde{p}_{\mathbf{\epsilon}}$ . Conditions (1)-(4) are obvious. Moreover,  $\mathcal{L}(\tilde{\mathcal{A}}_{\mathbf{\epsilon}})$  consists of the empty scheduled-data stream, and hence, agrees with the language of  $\mathbf{\epsilon}_{\text{ext}} = \mathbf{\epsilon}$  (which yields (5)). In addition,  $\mathcal{L}(\text{ext}(R_{\mathbf{\epsilon}}))$  consists of the infinite scheduled-data stream

$$(\langle \{A_{\mathbf{\epsilon}}\}, d_{A_{\mathbf{\epsilon}}} = 0 \rangle; \langle \{B_{\mathbf{\epsilon}}\}, d_{B_{\mathbf{\epsilon}}} = 0 \rangle)^\omega$$

(which yields (6)).



**Fig. 11.** Automata for  $\text{ext}(R_{\alpha})$  where  $\alpha = \langle N, h \rangle$

The case  $\alpha = \langle N, h \rangle$  where  $h$  is as in Section 5 can be verified using the join-operator  $\bowtie$  that has been introduced in [5]. Essentially,  $\bowtie$  is a product construction that allows for the compositional construction of automata for given Reo circuits. Applying the join operator to all channels that are involved in  $\text{ext}(R_{\alpha})$  for  $\alpha = \langle N, h \rangle$ , we obtain the automaton shown in Fig. 11, which is an instance of Fig. 10 where the sub-automaton  $\tilde{\mathcal{A}}_{\alpha}$  consists of the two states  $\tilde{q}_{\alpha}$  and  $\tilde{p}_{\alpha}$ . (In this figure, we skip the data constraints concerning the additional nodes  $E_{\alpha}, \tilde{A}_{\alpha}, \tilde{B}_{\alpha}$ , etc.)

We will not consider all the details of the construction of the above automaton by joining the automata for all of its constituent channels. To give an impression of how the construction works, Fig. 12 illustrates the most difficult case of joining the channels that are involved in the sub-circuit for a source node  $C \in N$ .


It is now easy to see from Fig. 11 that (1)-(4) hold for  $\alpha = \langle N, h \rangle$  and

- (5)  $\mathcal{L}(\tilde{\mathcal{A}}_{\langle N, h \rangle})|_N$  coincides with the SDS-language of  $\langle N, h \rangle_{\text{ext}} = \langle N, h \rangle$   
(6)  $\mathcal{L}(\text{ext}(R_{\langle N, h \rangle}))$  restricted to

$$\mathcal{N}_{\langle N, h \rangle}^- = N \cup \{A_{\langle N, h \rangle}, B_{\langle N, h \rangle}\}$$

agrees with the SDS-language of


$$\text{ext}(\langle N, h \rangle)^\omega = (\langle \{A_{\langle N, h \rangle}\}, d_{A_{\langle N, h \rangle}} = 0 \rangle; \langle N, h \rangle; \langle \{B_{\langle N, h \rangle}\}, d_{B_{\langle N, h \rangle}} = 0 \rangle)^\omega.$$




**Fig. 12.** Constraint automata for the channels between  $E_{\langle N, h \rangle}, C_{\langle N, h \rangle}, \tilde{C}_{\langle N, h \rangle}, \tilde{C}$  and  $C$

*Induction step.* For  $\alpha \in \{\gamma; \beta, \beta^\infty, \beta^\omega\}$  we can again use the join-operator to verify the structure of the resulting automaton and the properties (1)–(6). Conditions (1) and (3) allow reasoning about the automaton for the original circuit, without the additional FIFO1 channel between  $B_\beta$  and  $A_\beta$  for the subexpressions  $\beta$  of  $\alpha$ . Another crucial point in the argument for union or concatenation is that when combining the automata for the two sub-circuits  $R_\gamma$  and  $R_\beta$  (via union or concatenation), there is no undesired interference between the common sink nodes  $D$  or source nodes  $C$ .

We skip the details here and just illustrate in Fig. 13 the situation where a source node  $C$  occurs in atoms  $\langle N, h \rangle$  of  $\gamma$  and  $\langle M, f \rangle$  of  $\beta$ . Moreover, here we assume that  $h$  contains the sub-constraint “ $d_C \in P_C$ ” and  $f$  the sub-constraint “ $d_C \in T_C$ ”. Fig. 13 shows the constraint automaton, on the right, that is obtained for the sub-circuit shown on the left. Intuitively, the constraint automaton in this figure makes it clear that there are two transitions representing the cases where  $C$  performs a write operation: one for the atom  $\langle N, h \rangle$  in  $\gamma$ , and one for the atom  $\langle M, f \rangle$  in  $\beta$ .  $\square$





$$\begin{array}{ll}
 \{E_{(N,h)}, C_{(N,h)}, \tilde{C}_{(N,h)}, C, \bar{C}\} & \{E_{(M,f)}, C_{(M,f)}, \tilde{C}_{(M,f)}, C, \bar{C}\} \\
 d_{C_{(N,h)}} = d_{\tilde{C}_{(N,h)}} = d_C \in P_C & d_{C_{(M,f)}} = d_{\tilde{C}_{(M,f)}} = d_C \in T_C \\
 d_{E_{(N,h)}} = d_{\bar{C}} & d_{E_{(M,f)}} = d_{\bar{C}}
 \end{array}$$

**Fig. 13.** “Relevant sub-circuit” of  $R_\alpha$  for source node  $C$  occurring in two atoms  $\langle N, h \rangle$  and  $\langle M, f \rangle$